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Abstract— Digital circuits are called combinational if they
are memoryless: they have outputs that depend only on the
current values of the inputs. Combinational circuits are gener-
ally thought of as acyclic (i.e., feed-forward) structures. And
yet, cyclic circuits can be combinational. Cycles sometimes
occur in designs synthesized from high-level descriptions, as
well as in bus-based designs [16]. Feedback in such cases is
carefully contrived, typically occurring when functional units
are connected in a cyclic topology. Although the premise of
cycles in combinational circuits has been accepted, and anal-
ysis techniques have been proposed [7], no one has attempted
the synthesis of circuits with feedback at the logic level.
We have argued the case for a paradigm shift in combina-
tional circuit design [10]. We should no longer think of com-
binational logic as acyclic in theory or in practice, since most
combinational circuits are best designed with cycles. We have
proposed a general methodology for the synthesis of multilevel
networks with cyclic topologies and incorporated it in a gen-
eral logic synthesis environment. In trials, benchmark circuits
were optimized significantly, with improvements of up to 30%
in the area.
In this paper, we discuss algorithmic aspects of cyclic cir-
cuit design. We formulate a symbolic framework for analy-
sis based on a divide-and-conquer strategy. Unlike previous
approaches, our method does not require ternary-valued sim-
ulation. Our analysis for combinationality is tightly coupled
with the synthesis phase, in which we assemble a combina-
tional network from smaller combinational components. We
discuss the underpinnings of the heuristic search methods and
present examples as well as synthesis results for benchmark
circuits.
Keywords— Feedback, Logic Synthesis, Combinational Cir-
cuits
I. Introduction
COMBINATIONAL circuits are generally thought of asacyclic structures, and sequential circuits as cyclic struc-
tures. (In fact, “combinational” and “sequential” are often
defined this way.) A better definition is that combinational
circuits have outputs that depend only on the current val-
ues of the inputs; sequential circuits have outputs that may
depend upon past as well as current input values.
A combinational circuit computes boolean-valued func-
tions gi(x1, . . . , xm), 1 ≤ i ≤ n of boolean inputs x1, . . . , xm.
A collection of logic gates connected in an acyclic (loop-free)
topology is clearly combinational. Regardless of the initial
values on the wires, once the values of the inputs are fixed, the
signals propagate to the outputs. There is a clear correspon-
dence between the electrical behavior of the circuit and the
abstract notion of the boolean functions that it implements.
The behavior of a circuit with feedback is generally more
complicated. Such a circuit may exhibit timing-dependent
behavior (as in the case of an R-S Latch), and it may be
unstable (as in the case of an oscillator).
d, c, b, a pi h, g, f, e
0 0 0 0 0 3 0 0 1 1
1 0 0 0 1 1 0 0 0 1
2 0 0 1 0 4 0 1 0 0
3 0 0 1 1 1 0 0 0 1
4 0 1 0 0 5 0 1 0 1
5 0 1 0 1 9 1 0 0 1
6 0 1 1 0 2 0 0 1 0
7 0 1 1 1 6 0 1 1 0
8 1 0 0 0 5 0 1 0 1
9 1 0 0 1 3 0 0 1 1
10 1 0 1 0 5 0 1 0 1
11 1 0 1 1 8 1 0 0 0
12 1 1 0 0 9 1 0 0 1
13 1 1 0 1 7 0 1 1 1
14 1 1 1 0 9 1 0 0 1
15 1 1 1 1 3 0 0 1 1
e
g
f
h
e = f¯(ah¯ + c) + dh¯ + b¯
f = a¯d¯g¯ + a(b¯d + bc)
g = a¯bc¯ + h¯(ae¯ + a¯d + b¯c)
h = f¯(a(c + d) + cd)
Fig. 1. Example: Lookup table for the digits of pi.
And yet, cyclic circuits can be combinational. Consider
the example shown in Figure 1, a lookup table for the first
16 digits of pi. Given inputs a, b, c, d specifying a number i
between 0 and 15 (in binary), the network yields outputs,
e, f, g, h, specifying the i-th digit of pi (in binary). Each out-
put is specified as a function of the input variables and the
other output functions. As shown, the network contains cy-
cles ((e, g, f), (e, g, f, h) and (f, h, g)). In spite of this, the
network is combinational. For each combination of input
values, the network produces the correct outputs, regard-
less of the initial state and independently of all timing as-
sumptions. To see this, consider specific input values. For
instance, with a = 0, b = 0, c = 0, d = 0, the network sim-
plifies to that shown in Figure 2, yielding the correct value
of e = 1, f = 1, g = 0, h = 0 (the first digit of pi, namely
3). With a = 1, b = 1, c = 1, d = 1, the network simpli-
fies to that shown in Figure 3, yielding the correct value of
e = 1, f = 1, g = 0, h = 0 (the 16th digit of pi, namely
3). The reader may verify that the network implements all
the values in between 0000 and 1111 correctly. Although it
is straightforward to verify that a cyclic network is combi-
national, it is not obvious how to go about designing such
networks, nor is it clear why one would want to go to the
2e = 1
f = g¯ = 1
g = 0
h = 0
e
f
g h
Fig. 2. Network in Figure 1 with a = 0, b = 0, c = 0, d = 0.
e = f¯ + h¯ = 1
f = 1
g = e¯h¯ = 0
h = f¯ = 0
e
g
f
h
Fig. 3. Network in Figure 1 with a = 1, b = 1, c = 1, d = 1.
trouble. In fact, feedback is highly advantageous. In [10]
we demonstrated that cyclic networks are generally smaller
than equivalent acyclic forms. The intuition behind this is
that, with feedback, all nodes can potentially benefit from
work done elsewhere; without feedback, nodes at the top of
the hierarchy must be constructed from scratch. Figure 4
illustrates this. In the cyclic network, g1 depends on g3, g2
depends on g1, and g3 depends on g2. In the acyclic net-
work, g1 does not depend upon the other nodes. As a result
additional gates are required to implement it.
2g
3g
1g
2g
3g
1g
   
	    	
Fig. 4. Cyclic vs. acyclic structures.
A. Prior Work
In 1992, Stok pointed out that cycles sometimes occur in
circuits synthesized from high-level designs as well as in cir-
cuits with bus structures [16]. Cycles were observed in de-
signs that were optimized to reuse functional units. For in-
stance, given functional units f(x) and g(x) (these could be
operations like “add” and “shift” on a datapath x) and a
controlling variable y, one might implement
z(x) = if y then f(g(x)) else g(f(x)).
Feedback in such designs is carefully contrived, typically oc-
curring when functional units are connected in a cyclic topol-
ogy. Stok noted that while high-level synthesis tools and/or
human designers sometimes create such cyclic designs, logic
synthesis and verification tools used at later stages in the
design process cannot handle cycles. His solution was to dis-
allow the creation of cycles in the resource-sharing phase of
high-level synthesis.
In 1994, Malik proposed a technique for analyzing
cyclic combinational circuits based on ternary-valued sim-
ulation [7]. He also addressed the issue of timing analysis as
well as fault testing [9], [15]. In 1996, Shiple discussed the
theoretical underpinnings of this work, extending the concept
to combinational logic embedded in sequential circuits, and
he proposed refinements to Malik’s algorithm [12], [13], [14].
Although the premise of cycles in combinational circuits
has been established, combinational circuits are not designed
with feedback in practice. Except for relatively simple cases
of feedback at the level of functional units, no one has at-
tempted the synthesis of circuits with feedback at the logic
level.
B. Contributions
We have proposed a general methodology for the synthe-
sis of multilevel networks with cyclic topologies and incor-
porated it in a general logic synthesis environment, namely
the Berkeley SIS package. Our approach is to optimize a
multilevel description in the substitution phase, introducing
feedback and potentially reducing the area. In trials with
benchmark circuits, many were optimized significantly, with
improvements of up to 30% in the cost (as measured by the
literal count of the nodes expressed in factored form). In tri-
als with randomly generated examples, very nearly all had
cyclic solutions superior to acyclic forms.
In this paper, we discuss algorithmic aspects of cyclic cir-
cuit design. We formulate a symbolic framework for analysis
that obviates the need for ternary-valued simulation. Our
algorithm for deciding combinationality, based on a divide-
and-conquer strategy, analyzes components of the network.
It is tightly coupled with the synthesis phase, in which we as-
semble a combinational network from smaller combinational
components. We discuss the underpinnings of the heuristic
search methods and present examples as well as synthesis
results for benchmark circuits.
C. Definitions and Notation
The exposition in this paper is based upon symbolic oper-
ations. By this we mean algebraic operations1 on a symbolic
representation of boolean functions. The representation that
we used in our implementation is based on Binary Decision
Diagrams (BDDs) [4].
We use the standard notation: addition (+,
∑
) denotes
disjunction (OR), multiplication (·,
∏
) denotes conjunction
(AND), and an x¯ denotes negation (NOT). The restriction
operation (also known as the cofactor) of a function f with
respect to a variable x,
f |x=v.
refers to the assignment of the constant value v ∈ {0, 1} to
x. The composition operation of a function f with respect
1Here we mean “algebraic” in the mathematical sense; it is not a
reference the term “algebraic” (as opposed to “boolean”) for methods
in logic decomposition/restructuring.
3to a variable x and a function g,
f |x=g,
refers to the substitution of g for x in f . A function f de-
pends upon a variable x iff f |x=0 is not identically equal to
f |x=1. Call the variables that a function depends upon its
support set.
For the following definitions, we divide the variables into
two subsets (the xi’s and the yj ’s, corresponding to the inputs
and the internal variables, respectively, defined in Section I-
D). An operation with respect to a subset (the yj ’s) yields
an expression in terms of the remaining variables (the xi’s).
The universal quantification operation (also known as
consensus) yields a function
∀ (y1, . . . , yn)f
that is true iff the given function f is true for all 2n assign-
ments of boolean values to the variables y1, . . . , yn. The ex-
istential quantification operation (also known as smooth-
ing) yields a function
∃ (y1, . . . , yn)f
that is true iff the given function f is true for some as-
signment of boolean values to the variables y1, . . . , yn. The
marginalize operation yields a function
f ↓ (y1, . . . , yn)
that is true iff the given function f is invariant for all 2n as-
signments of boolean values to y1, . . . , yn. For a single vari-
able y, it is true iff f |y=0 agrees with f |y=1,
f ↓ y = f |y=0 · f |y=1 + f |y=0 · f |y=1.
(This is the complement of what is known as the boolean
difference). For several variables y1, . . . , yn, it is computed as
the universal quantification of the product of the marginals:
f ↓ (y1, . . . , yn) = ∀ y1, . . . yn [(f ↓ y1) · (f ↓ yn)] .
For example, with
f = x1 + x2y1 + x3y2 + x4y1y2,
we have,
f ↓ y1 = x1 + x3y2 + x¯2(x¯4 + y¯2),
f ↓ y2 = x1 + x2y1 + x¯1(x¯4 + y¯1),
f ↓ (y1, y2) = x1 + x¯2x¯3x¯4.
Note that the marginalize operator requires a linear number
of symbolic operations.
D. Network Model
Our model is at the level of abstraction applicable in the
technology-independent phase of logic synthesis. Our goal is
to construct a network that computes boolean functions of
boolean input variables x1, . . . , xm. Internally, the network
is specified as a collection of nodes N . Associated with each
node 1 ≤ i ≤ n is a node function fi and an internal
variable yi. The node functions depend on input variables
as well as on internal variables. In the dependency graph,
a directed edge is drawn from node i to node j iff the node
function fj associated with node j depends on the internal
variable yi associated with node i.
Also associated with each node is a target function gi (in
the case of acyclic networks this would be the “collapsed”
function). The target functions depend on the input vari-
ables only. A subset of the nodes are designated as output
nodes. For these, the target functions are the requisite out-
put functions. If we substitute the target function gj for each
corresponding internal variable yj in a node function fi, we
get the corresponding target function gi,
fi|y1=g1,...,yn=gn = gi.
We use the notation
N|yi
to mean that the target function gi is substituted for the
corresponding internal variable yi in every node function of
the network. Consider a network with node functions2
f1 = x¯1y2 + x¯2x¯3
f2 = x¯2(x3 + x1) + x¯3y¯3
f3 = x¯2y1 + x1x2
and target functions
g1 = x¯3(x¯1 + x¯2) + x¯1x¯2
g2 = x¯1x2x¯3 + x¯2(x1 + x3)
g3 = x¯2(x¯1 + x¯3) + x1x2.
In this example, if we substitute g2 for y2 in f1, we get g1:
f1|y2=g2 = x¯1g2 + x¯2x¯3 = g1.
For a fixed assignment of boolean input values, a node func-
tion may no longer depend on some of the internal variables
in its support set. In the example above, f2 depends on y3 in
general. Indeed, for an input vector x1 = 0, x2 = 0, x3 = 0,
f2(0, 0, 0, y3) = y¯3.
However, for x1 = 1, x2 = 0, x3 = 0, f2 does not depend on
y3,
f2(1, 0, 0, y3) = 1.
For a fixed assignment of inputs, call the network the in-
duced network, and call the associated dependency graph
the induced dependency graph. In the induced network, if
a node function fi doesn’t depend upon any internal vari-
able (i.e., it evaluates to 0 or 1), then we may substitute
this value for the corresponding internal variable yi in other
expressions. In this way, we can continue to simplify the net-
work, until no further simplifications are possible. Call the
result the simplified induced network.
2We use xi, yi, fi, gi when we refer to networks in the abstract. How-
ever, for the sake of readability, in our examples we use a, b, c, . . . for the
input variables. We use e, f, g, . . . for the node functions, the internal
variables, and the target functions: on the left-hand side of an equation
the symbol refers to either a node function or a target function depend-
ing on the context; on the right-hand side, it refers to the associated
internal variable.
4E. Definition of Combinational
A network is combinational iff it computes unique
boolean output values for each boolean input vector.3 We
sometimes abuse this terminology and say that a network
is combinational for a specific input vector, meaning that it
computes unique boolean output values for that input vec-
tor. If there are “don’t care” conditions on the inputs, then
it is sufficient if the network computes unique boolean values
for input vectors in the “care” set. This computation must
hold:
• regardless of the initial state
• and independently of all timing assumptions.
Proposition 1 A network is combinational iff, for each as-
signment of boolean values to the inputs, all output nodes
in the simplified induced network evaluate to definite boolean
values.
This definition of combinational is functionally equivalent to
that proposed in earlier work. Malik [7] suggested the ternary
model for the analysis of cyclic combinational circuits. Fol-
lowing Bryant [5], his approach for deciding combinationality
is based on ternary-valued simulation. He uses a “dual-rail”
encoding (10 for one, 01 for zero, and 11 for “unknown”)
to reduce the problem to boolean simulation. Shiple [12]
and Mendler [8] elaborated on Malik’s approach, putting the
work on a firm theoretical footing by showing that the def-
inition of combinational corresponds to that of circuits that
are well-behaved electrically, according to the up-bounded
inertial delay model [6].
II. Analysis
We formulate a symbolic framework for analysis that ob-
viates the need for ternary-valued simulation. We tackle the
problem with a divide-and-conquer approach: progressively
smaller components of the network are analyzed for combi-
nationality. We note that if a network’s dependency graph
can be divided into several distinct strongly-connected com-
ponents, then the analysis may be performed separately on
each component. For simplicity, we assume that each node
in the network is an output node.
A. Symbolic Framework
The marginalize operator, defined in Section I-C, specifies
when a node function is independent of the internal variables
in its support set. For a node function fi, dependent on a
set of internal variables Yi, if (fi ↓ Yi) holds, then fi has
a definite boolean value equal to the corresponding target
function gi.
For a network N , the restriction N|yi means that we cut
node i from the network, replacing it with the corresponding
target function gi (expressed entirely in terms of the input
variables). This is accomplished by substituting gi for the
corresponding internal variable yi in every node function of
the network.
The following theorem states a necessary and sufficient
condition for combinationality.
3Shiple uses the term “combinationally output-stable” [12]
Theorem 1
C(N ) = (f1 ↓ Y1) · C(N|y1 ) + · · ·+ (fn ↓ Yn) · C(N|yn).
Proof Sketch: We argue that for each input vector at least
one node function must evaluate to a definite boolean value
independently of all the others. Indeed, if none of the func-
tions evaluate to a definite boolean value, then no simplifica-
tions are possible and the network is not combinational. A
function evaluates to a definite boolean value independently
of the others iff the marginal holds
(fi ↓ Yi).
Now, if a node function fi evaluates to a definite boolean
value, this value is given by the corresponding target function
gi. If we cut this node from the network, then the rest of the
network must be combinational, that is
C(N|yi)
must hold. Indeed, if a component of the network viewed in
isolation is not combinational, then the entire network is not
combinational. 2
We illustrate the analysis with two examples. Consider the
target functions,
d = c¯(b¯ + a¯) + a¯b¯
e = a¯bc¯ + b¯(c + a)
f = b¯(c¯ + a¯) + ab.
Example 1
Consider the network N1, shown in Figure 5. Note that the
d = a¯e + b¯c¯
e = b¯(c + a) + c¯f¯
f = b¯d + ab
d
f
e
Fig. 5. Example: Network N1.
dependency graph is a single cycle. The necessary and suffi-
cient condition is
C(N1) = [d ↓ e] · C(N1|d) +
[e ↓ f ] · C(N1|e) +
[f ↓ d] · C(N1|f ).
The marginals are
d ↓ e = a + b¯c¯
e ↓ f = c + ab¯
f ↓ d = b.
Since we have a single cycle,
C(N1|d) = C(N1|e) = C(N1|f ) = 1.
5Thus,
C(N1) = a + b¯c¯ + c + ab¯ + b = 1.
We conclude that the network is combinational for all input
vectors.
Example 2
Now consider the network N2 shown in Figure 6.
d = b¯f + c¯e
e = d(f¯ + a) + b¯c
f = ae¯ + b¯d
d
e
f
Fig. 6. Example: Network N2.
Note that the dependency graph is the complete graph on
three nodes. The necessary and sufficient condition is
C(N2) = [d ↓ (e, f)] · C(N2|d) +
[e ↓ (d, f)] · C(N2|e) +
[f ↓ (d, e)] · C(N2|f ).
The marginals are
d ↓ (e, f) = bc
e ↓ (d, f) = b¯c
f ↓ (d, e) = a¯b.
For the restriction N2|d, we compute
e|d = b¯(a + c) + a¯c¯f¯
f |d = b¯(a¯ + c¯) + ae¯.
For this restriction, the marginals are
(e|d) ↓ f = a + c
(f |d) ↓ e = a¯ + b¯c¯
Now, recursively,
C(N2|d) = [(e|d) ↓ f ] · (1) + [(f |d) ↓ e] · (1)
= a + c + a¯ + b¯c¯
= 1.
Similarly, we compute
C(N2|e) = ac¯ + b
C(N2|f ) = b¯ + c.
Thus,
C(N2) = (bc) · (1) + (b¯c)(ac¯ + b) + a¯b(b¯ + c)
= bc.
We conclude that the network is combinational iff bc holds.
B. Complexity
In the recursive decomposition of the necessary and suffi-
cient condition for combinationality in a network, one may
encounter the same sub-network several times. Restriction is
invariant to order so that for any i, j,
(N|yi)|yj = (N|yj )|yi .
Thus we need not recompute the condition for the same com-
ponent encountered twice. For instance, in a network with
nodes, f1, f2, . . ., we compute
C(N ) = (f1 ↓ y1) · C(N|y1) + (f2 ↓ y2) · C(N|y2) + · · · .
Recursively, we compute
C(N|y1) = ((f2|y1)|y2) · C((N|y1)|y2) + · · · ,
and
C(N|y2) = ((f1|y2)|y1) · C((N|y2)|y1) + · · · .
We needn’t recompute (N|y2)|y1 , as it is equal to (N|y1)|y2 .
For a network corresponding to a complete graph on n
nodes, the analysis requires on the order of n ·2n steps (there
are 2n subsets of n nodes, each of which has n terms to eval-
uate). For less densely connected networks, the analysis is
of course less complex. Malik has shown that the problem of
analyzing a network to determine if it is combinational is co-
NP-complete [7]. His approach for analysis, based on ternary
simulation, seems on the surface to be completely different
from ours. However, it may be shown that the complexity of
both approaches is the same. If we were to translate Malik’s
approach into our framework, we would perform the exact
same sequence of restrictions and marginals, albeit in a dif-
ferent order.
III. Synthesis Algorithms
The goal in multilevel logic synthesis (also sometimes
called random logic synthesis) is to obtain the best multi-
level, structured representation of a network. The process
typically consists of an iterative application of minimization,
decomposition, and restructuring operations [3]. An impor-
tant operation is substitution (also sometimes called “re-
substitution”), in which node functions are expressed, or re-
expressed, in terms other node functions as well as of their
original inputs.4
A. Substitution
Consider the example in Figure 1 from the Introduction.
The target functions are
e = b¯ + ac¯d¯ + d(a¯ + c)
f = a(bc + b¯d) + d¯(a¯b¯c¯ + bc)
g = ac(b¯d + bd¯) + a¯(b¯cd¯ + c¯(b + d))
h = a¯cd + a(b¯cd¯ + bc¯d).
4In our implementation, we do not use the Berkeley SIS “resub” com-
mand; rather we use the full power of the “simplify” command.
6Substituting e into h, we get
h = c(ad¯e + a¯d) + de¯.
Substituting f into h, we get
h = f¯(a(c + d) + dc).
Substituting g into h, we get
h = g¯(d(bc¯ + a¯) + b¯c).
Substituting e, f , g into h we get
h = cf¯ g¯ + de¯.
For each target function, we can try substituting different
sets of functions. Call such a set a substitutional set. For
each substitutional set we generate a node function (or sev-
eral functions). In general, the resulting expression is not
unique. Substitution may yield several alternative functions
of varying cost. Also, in general, augmenting the set of func-
tions available for substitution leaves the cost of the result-
ing expression unchanged or lowers it. (Strictly speaking,
this may not always be the case since the algorithms used in
logic synthesis are heuristical, but exceptions are rare.)
In existing methodologies, a total ordering is enforced
among the functions in the substitution phase to ensure that
no cycles occur. This choice can influence the cost of the
solution. For instance, with the ordering shown on the right
in Figure 7, substitution yields the network shown on the left
with a cost of 33. With the ordering shown on the right in
e = ag¯h¯ + a¯d + b¯
f = a¯g¯h¯ + a(de + g)
g = a¯bc¯ + h¯(c(ad¯ + b¯) + a¯d)
h = a¯cd + a(b¯cd¯ + bc¯d)
e
f
g
h
Fig. 7. Acyclic substitution order.
Figure 8, substitution yields the network shown on the left
with a cost of 32. Enforcing an ordering is limiting since
e = ac¯d¯ + d(a¯ + c) + b¯
f = a¯g¯h¯ + a(de + g)
g = a¯bc¯ + h¯(ae¯ + a¯d + b¯c)
h = c(ad¯e + a¯d) + de¯
e
f
g
h
Fig. 8. Another acyclic substitution order.
functions near the top cannot be expressed in terms of very
many others (the one at the very top cannot be expressed in
terms of any others). Dropping this restriction can lower the
cost. For instance, if we allow every function to be substi-
tuted into every other, we obtain the network shown on the
left in Figure 9, with cost 26. This network is cyclic, with
the dependency shown on the right. It is not combinational.
e = ag¯h¯ + a¯d + b¯
f = a¯g¯h¯ + a(de + g)
g = a¯f¯ h¯ + f(ae¯ + b¯c)
h = cf¯ g¯ + de¯
e
f
g
h
Fig. 9. Unordered substitution.
A cyclic soultion with cost 31 is shown in Figure 1. Its
dependency graph is not as dense as that in Figure 9, and
accordingly it is more costly. However, it may be verified
according to the procedure in Section II that it is combina-
tional.
The goal of the synthesis process is to select a choice of
node functions that minimizes the cost while satisfying the
condition for combinationality. We have explored several ap-
proaches, including dynamic programming and branch-and-
bound algorithms (see [10]). Here we discuss the interplay of
analysis and synthesis in the design process.
The analysis method described in Section II is formulated
recursively. Accordingly, it lends itself well to the caching of
analysis results for common sub-networks through iterations
of the search. Suppose that in the course of our search for
a low-cost combinational solution we consider a network N1
with node functions
f1, . . . , fn.
Analysis for combinationality entails evaluating the expres-
sion C(N1), given in Theorem 1. Next, suppose that we
consider a network N2 with node functions
f ′
1
, . . . , f ′n.
Analysis entails evaluating C(N2). Now suppose that some
of the node functions in N1 are identical to those in N2. Let
S be the subset of nodes that are equal:
∀ i ∈ S, fi ≡ f
′
i .
The evaluation of C(S) figures in both C(N1) and C(N2),
and so it need not be repeated. If, in the process of evaluat-
ing C(N1), we find that C(S) = 0, then we rule out N1 as
well as N2 (and all other networks that contain S). Other-
wise, we find that C(S) = 1, and we need not re-evaluate it
when evaluating N2 (or any other network that contains S).
We illustrate with examples.
7Example 1
Consider again the example in Figure 1. Suppose that we
have constructed the network for nodes f and g (assuming
that nodes e and h are given) shown in Figure 10. Analysis
f = a¯g¯h¯ + a(de + g)
g = a¯f¯ h¯ + f(ae¯ + b¯c)
e
f
g
h
Fig. 10. A non-combinational component.
according to Theorem 1 tells us that this component is not
combinational. Thus, we exclude this pair of node functions
as candidates for f and g.
Example 2
Now suppose that we have constructed the candidates for
nodes e, f , and g shown in Figure 11.
e = f¯(ah¯ + c) + dh¯ + b¯
f = a¯d¯g¯ + a(b¯d + bc)
g = a¯bc¯ + h¯(ae¯ + a¯d + b¯c)
e
g
f
h
Fig. 11. A combinational component.
Analysis tells us that this component is combinational. We
can proceed to select a candidate for h. The possibilities are
h1 = c(ad¯e + a¯d) + de¯
h2 = f¯(a(c + d) + cd)
h3 = g¯(d(bc¯ + a¯) + b¯c)
h4 = cf¯(a + d) + de¯
h5 = f¯ g¯(c + d)
h6 = cf¯ g¯ + de¯.
When analyzing networks constructed with these candidates
for h, we need not re-evaluate the component e, f, g from
Figure 11. We find that h2 combined with this component
yields a combinational circuit (that shown in Figure 1).
IV. Results
From our experiments, we conclude that cyclic solutions
are not a rarity; they can readily be found for most networks
that are not trivially simple or sparse. We have run trials
with our program, called CYCLIFY, on a range of randomly
generated examples as well as on some of the usual suspects,
namely the Espresso [2] and LGSynth93 [1] benchmarks. For
benchmarks ciruits with latches, we extracted the combina-
tional part. We note that solutions for many of the examples
contain dozens or even hundreds of cycles. The dependency
graph of the cyclic solution for one of the Espresso bench-
mark circuits, “exp”, is shown in Figure 12.
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Fig. 12. Topology of network for Espresso benchmark circuit “exp”
with 8 inputs, 18 outputs, and cost 262.
A. Methodology
We present a simple comparison between the cost of cyclic
versus acyclic substitutions. We have also investigated the
role of feedback in other phases of logic synthesis, namely
decomposition and technology-mapping. However, we do not
discuss these aspects here due to space restrictions.
The input consists of a collapsed network. The substi-
tution and minimization operation is performed with the
simplify command in the Berkeley SIS package, with pa-
rameters: method = snocomp, dctype = all, filter = exact,
accept = fct lits. The cost given is that of the resulting
network, as measured by the literal count of the nodes ex-
pressed in factored form. This is compared to the cost of the
network obtained by executing simplify directly with the
same parameters.
B. Benchmarks
Examples were selected based on size and suitability. We
mostly considered circuits with fewer than 30 inputs and
fewer than 30 outputs. In Figure 13, we present those for
which cyclic solutions were found. Since our goal is a proof-
of-concept, only a very modest amount of computation was
applied for the results presented here. For the larger circuits,
8the amount of improvement drops off due to time limits im-
posed on the search.
LGSynth93 & Espresso Benchmarks
# In. # Out. Simplify Cyclify Diff.
dc1 4 7 39 34 12.8 %
ex6 8 11 85 76 10.6 %
p82 5 14 104 90 13.5 %
t4 12 8 109 89 18.3 %
inc 7 9 116 107 7.8 %
bbsse 11 11 118 106 10.2 %
sse 11 11 118 106 10.2 %
5xp1 7 10 123 109 11.4 %
dc2 8 7 130 123 5.4 %
s386 11 11 131 113 13.7 %
dk17 10 11 160 136 15.0 %
bw 5 28 171 163 4.7 %
s400 24 27 179 165 7.8 %
s382 24 27 180 165 8.3 %
apla 10 12 185 131 29.2 %
tms 8 16 185 158 14.6 %
s526n 24 27 194 189 2.6 %
s526 24 27 196 188 4.1 %
cse 11 11 212 177 16.5 %
clip 9 5 213 189 11.3 %
pma 11 13 226 211 6.6 %
m2 8 16 231 207 10.4 %
dk16 7 9 248 233 6.0 %
s510 25 13 260 227 12.7 %
t1 21 23 273 206 24.5 %
b4 33 23 292 281 3.8 %
ex1 13 24 309 276 10.7 %
exp 8 18 320 262 18.1 %
s1 13 11 332 322 3.0 %
in3 35 29 361 333 7.8 %
in2 19 10 397 291 26.7 %
b10 15 11 398 359 9.8 %
duke2 22 29 415 394 5.1 %
gary 15 11 421 404 4.0 %
m4 8 16 439 411 6.4 %
in0 15 11 451 434 3.8 %
styr 14 15 474 443 6.5 %
planet1 13 25 550 517 6.0 %
planet 13 25 555 504 9.2 %
s1488 14 24 622 589 5.3 %
s1494 14 25 659 634 3.8 %
max1024 10 6 793 774 2.4 %
table3 14 14 1287 1175 8.7 %
table5 17 15 1059 1007 4.9 %
s298 11 14 2598 2445 5.9 %
ex1010 10 10 3703 3593 3.0 %
Fig. 13. Cost (literals in factored form) of Berkeley SIS Simplify vs.
Cyclify for benchmarks.
V. Discussion
In 1977 Rivest presented a convincing example of a family
of cyclic combinational circuits [11]. For any odd integer n
greater than 1, the circuit consists of n AND gates alternat-
ing with n OR gates in a single cycle, with n inputs repeated
twice. Rivest showed that the circuit is combinational and
that each gate computes a distinct output function depend-
ing on all n variables. Significantly, he also proved that this
circuit is optimal in terms of the number of fan-in two gates
used, and he proved that the smallest acyclic circuit imple-
menting the same 2n output functions requires at least 3n−2
fan-in two gates. Thus, asymptotically, this cyclic circuit is
two-thirds the size of any equivalent acyclic form. Rivest
said, “it remains unknown to what extent feedback can yield
economical realizations in general.”
Twenty-five years later, the topic of incorporating feed-
back in the design of combinational circuits remained an open
one, both in theory and in practice. Inspired by the work of
Rivest, we generated a variety of cyclic examples with the
same property as his circuit: they have provably fewer gates
than any equivalent acyclic circuits. Most notably, we have
found a family of circuits that are asymptotically one-half
the size.
We feel that we have made the case for a paradigm shift
in combinational circuit design: we should no longer think
of combinational logic as acyclic in theory or in practice,
since nearly all combinational circuits are best designed
with cycles. With the symbolic framework presented here,
the behavior of cyclic combinational circuits can be de-
scribed in terms of successively smaller components. Cir-
cuits can be synthesized incrementally by adding combina-
tional sub-components. Also, given an acyclic design we can
re-synthesize the circuit by introducing feedback.
Our focus in the present work is on optimizating area. In
future work, we will discuss issues related to timing and test-
ing in the context of synthesis. On the practical side, we will
incorporate the techniques into different synthesis environ-
ments, and report results for the decomposition and technol-
ogy mapping phases.
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